riscv: dts: th1520: Add binman configuration
Add binman configuration for TH1520 SoC, whose BROM loads the image combined into SRAM and directly jumps to it. The configuration creates u-boot-with-spl.bin where the SPL code locates at the start and the DDR firmware is shipped. Signed-off-by: Yao Zi <ziyao@disroot.org> Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
This commit is contained in:
55
arch/riscv/dts/thead-th1520-binman.dtsi
Normal file
55
arch/riscv/dts/thead-th1520-binman.dtsi
Normal file
@@ -0,0 +1,55 @@
|
|||||||
|
// SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2025 Yao Zi <ziyao@disroot.org>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <config.h>
|
||||||
|
|
||||||
|
/ {
|
||||||
|
binman: binman {
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
&binman {
|
||||||
|
filename = "u-boot-with-spl.bin";
|
||||||
|
|
||||||
|
u-boot-spl {
|
||||||
|
};
|
||||||
|
|
||||||
|
ddr-fw {
|
||||||
|
filename = "th1520-ddr-firmware.bin";
|
||||||
|
type = "blob-ext";
|
||||||
|
};
|
||||||
|
|
||||||
|
fit {
|
||||||
|
offset = <CONFIG_SPL_PAD_TO>;
|
||||||
|
|
||||||
|
description = "Configuration to load M-mode U-Boot";
|
||||||
|
|
||||||
|
#address-cells = <2>;
|
||||||
|
fit,fdt-list = "of-list";
|
||||||
|
|
||||||
|
images {
|
||||||
|
uboot {
|
||||||
|
description = "U-Boot";
|
||||||
|
type = "standalone";
|
||||||
|
os = "U-boot";
|
||||||
|
arch = "riscv";
|
||||||
|
compression = "none";
|
||||||
|
load = /bits/ 64 <CONFIG_TEXT_BASE>;
|
||||||
|
|
||||||
|
uboot_blob: u-boot {
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
configurations {
|
||||||
|
default = "conf-th1520-lichee-pi-4a";
|
||||||
|
|
||||||
|
conf-th1520-lichee-pi-4a {
|
||||||
|
description = "th1520-lichee-pi-4a";
|
||||||
|
loadables = "uboot";
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
Reference in New Issue
Block a user