sunxi: clock: D1/R528: Enable PLL LDO during PLL1 setup
The D1/R528/T113s SoCs introduce a new "LDO enable" bit in the CPUX_PLL. Just enable that when we program that PLL. Signed-off-by: Andre Przywara <andre.przywara@arm.com>
This commit is contained in:
@@ -228,6 +228,7 @@ struct sunxi_ccm_reg {
|
||||
|
||||
/* pll1 bit field */
|
||||
#define CCM_PLL1_CTRL_EN BIT(31)
|
||||
#define CCM_PLL1_LDO_EN BIT(30)
|
||||
#define CCM_PLL1_LOCK_EN BIT(29)
|
||||
#define CCM_PLL1_LOCK BIT(28)
|
||||
#define CCM_PLL1_OUT_EN BIT(27)
|
||||
|
Reference in New Issue
Block a user