colin/u-boot
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ram: Remove <common.h> and add needed includes

Browse Source 
Remove <common.h> from this driver directory and when needed
add missing include files directly.

Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Tom Rini
2024-05-01 19:31:11 -06:00
parent 37de71874d
commit 41b7743e68
41 changed files with 22 additions and 40 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/ram/aspeed/sdram_ast2500.c
View File

@@ -5,7 +5,7 @@
* Copyright 2016 Google, Inc * Copyright 2016 Google, Inc
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <errno.h> #include <errno.h>

2
drivers/ram/aspeed/sdram_ast2600.c
View File

@@ -2,7 +2,7 @@
/* /*
* Copyright (C) ASPEED Technology Inc. * Copyright (C) ASPEED Technology Inc.
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <errno.h> #include <errno.h>

1
drivers/ram/bmips_ram.c
View File

@@ -7,7 +7,6 @@
* Copyright (C) 2009 Florian Fainelli <florian@openwrt.org> * Copyright (C) 2009 Florian Fainelli <florian@openwrt.org>
*/ */
#include <common.h>
#include <dm.h> #include <dm.h>
#include <errno.h> #include <errno.h>
#include <init.h> #include <init.h>

1
drivers/ram/cadence/ddr_ctrl.c
View File

@@ -24,7 +24,6 @@
* bandwidth allocated to each AXI slave can be set. * bandwidth allocated to each AXI slave can be set.
*/ */
#include <common.h>
#include <linux/delay.h> #include <linux/delay.h>
#include <linux/sizes.h> #include <linux/sizes.h>
#include <asm/io.h> #include <asm/io.h>

1
drivers/ram/imxrt_sdram.c
View File

@@ -4,7 +4,6 @@
* Author(s): Giulio Benetti <giulio.benetti@benettiengineering.com> * Author(s): Giulio Benetti <giulio.benetti@benettiengineering.com>
*/ */
#include <common.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <dm/device_compat.h> #include <dm/device_compat.h>

1
drivers/ram/k3-am654-ddrss.c
View File

@@ -6,7 +6,6 @@
* Lokesh Vutla <lokeshvutla@ti.com> * Lokesh Vutla <lokeshvutla@ti.com>
*/ */
#include <common.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <log.h> #include <log.h>

1
drivers/ram/k3-ddrss/k3-ddrss.c
View File

@@ -5,7 +5,6 @@
* Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/ * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
*/ */
#include <common.h>
#include <config.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <div64.h> #include <div64.h>

2
drivers/ram/mediatek/ddr3-mt7629.c
View File

@@ -8,7 +8,7 @@
*/ */
#include <clk.h> #include <clk.h>
#include <common.h> #include <config.h>
#include <dm.h> #include <dm.h>
#include <ram.h> #include <ram.h>
#include <asm/io.h> #include <asm/io.h>

1
drivers/ram/mpc83xx_sdram.c
View File

@@ -4,7 +4,6 @@
* Mario Six, Guntermann & Drunck GmbH, mario.six@gdsys.cc * Mario Six, Guntermann & Drunck GmbH, mario.six@gdsys.cc
*/ */
#include <common.h>
#include <dm.h> #include <dm.h>
#include <init.h> #include <init.h>
#include <log.h> #include <log.h>

1
drivers/ram/ram-uclass.c
View File

@@ -6,7 +6,6 @@
#define LOG_CATEGORY UCLASS_RAM #define LOG_CATEGORY UCLASS_RAM
#include <common.h>
#include <ram.h> #include <ram.h>
#include <dm.h> #include <dm.h>
#include <errno.h> #include <errno.h>

1
drivers/ram/renesas/rzn1/ddr_async.c
View File

@@ -7,7 +7,6 @@
* *
* Copyright (C) 2015 Renesas Electronics Europe Ltd * Copyright (C) 2015 Renesas Electronics Europe Ltd
*/ */
#include <common.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <dm/device_compat.h> #include <dm/device_compat.h>

2
drivers/ram/rockchip/dmc-rk3368.c
View File

@@ -3,7 +3,7 @@
* (C) Copyright 2017 Theobroma Systems Design und Consulting GmbH * (C) Copyright 2017 Theobroma Systems Design und Consulting GmbH
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <hang.h> #include <hang.h>

2
drivers/ram/rockchip/sdram_common.c
View File

@@ -3,7 +3,7 @@
* (C) Copyright 2018 Rockchip Electronics Co., Ltd. * (C) Copyright 2018 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h> #include <config.h>
#include <debug_uart.h> #include <debug_uart.h>
#include <ram.h> #include <ram.h>
#include <asm/io.h> #include <asm/io.h>

1
drivers/ram/rockchip/sdram_pctl_px30.c
View File

@@ -3,7 +3,6 @@
* (C) Copyright 2018 Rockchip Electronics Co., Ltd. * (C) Copyright 2018 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h>
#include <ram.h> #include <ram.h>
#include <asm/io.h> #include <asm/io.h>
#include <asm/arch-rockchip/sdram.h> #include <asm/arch-rockchip/sdram.h>

1
drivers/ram/rockchip/sdram_phy_px30.c
View File

@@ -3,7 +3,6 @@
* (C) Copyright 2018 Rockchip Electronics Co., Ltd. * (C) Copyright 2018 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h>
#include <ram.h> #include <ram.h>
#include <asm/io.h> #include <asm/io.h>
#include <asm/arch-rockchip/sdram.h> #include <asm/arch-rockchip/sdram.h>

2
drivers/ram/rockchip/sdram_px30.c
View File

@@ -3,7 +3,7 @@
* (C) Copyright 2018 Rockchip Electronics Co., Ltd. * (C) Copyright 2018 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h> #include <config.h>
#include <debug_uart.h> #include <debug_uart.h>
#include <dm.h> #include <dm.h>
#include <init.h> #include <init.h>

2
drivers/ram/rockchip/sdram_rk3066.c
View File

@@ -6,7 +6,7 @@
* Adapted from the very similar rk3188 ddr init. * Adapted from the very similar rk3188 ddr init.
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <dt-structs.h> #include <dt-structs.h>

2
drivers/ram/rockchip/sdram_rk3128.c
View File

@@ -3,7 +3,7 @@
* (C) Copyright 2017 Rockchip Electronics Co., Ltd. * (C) Copyright 2017 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h> #include <config.h>
#include <dm.h> #include <dm.h>
#include <log.h> #include <log.h>
#include <ram.h> #include <ram.h>

2
drivers/ram/rockchip/sdram_rk3188.c
View File

@@ -6,7 +6,7 @@
* Adapted from the very similar rk3288 ddr init. * Adapted from the very similar rk3288 ddr init.
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <dt-structs.h> #include <dt-structs.h>

2
drivers/ram/rockchip/sdram_rk322x.c
View File

@@ -2,7 +2,7 @@
/* /*
* (C) Copyright 2017 Rockchip Electronics Co., Ltd * (C) Copyright 2017 Rockchip Electronics Co., Ltd
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <dt-structs.h> #include <dt-structs.h>

2
drivers/ram/rockchip/sdram_rk3288.c
View File

@@ -6,7 +6,7 @@
* Adapted from coreboot. * Adapted from coreboot.
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <dt-structs.h> #include <dt-structs.h>

2
drivers/ram/rockchip/sdram_rk3308.c
View File

@@ -3,7 +3,7 @@
* (C) Copyright 2019 Rockchip Electronics Co., Ltd. * (C) Copyright 2019 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h> #include <config.h>
#include <dm.h> #include <dm.h>
#include <ram.h> #include <ram.h>
#include <syscon.h> #include <syscon.h>

2
drivers/ram/rockchip/sdram_rk3328.c
View File

@@ -2,7 +2,7 @@
/* /*
* (C) Copyright 2017 Rockchip Electronics Co., Ltd. * (C) Copyright 2017 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <debug_uart.h> #include <debug_uart.h>
#include <dm.h> #include <dm.h>

2
drivers/ram/rockchip/sdram_rk3399.c
View File

@@ -5,7 +5,7 @@
* Adapted from coreboot. * Adapted from coreboot.
*/ */
#include <common.h> #include <config.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <dt-structs.h> #include <dt-structs.h>

2
drivers/ram/rockchip/sdram_rk3568.c
View File

@@ -3,7 +3,7 @@
* (C) Copyright 2021 Rockchip Electronics Co., Ltd. * (C) Copyright 2021 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h> #include <config.h>
#include <dm.h> #include <dm.h>
#include <ram.h> #include <ram.h>
#include <syscon.h> #include <syscon.h>

2
drivers/ram/rockchip/sdram_rk3588.c
View File

@@ -3,7 +3,7 @@
* (C) Copyright 2021 Rockchip Electronics Co., Ltd. * (C) Copyright 2021 Rockchip Electronics Co., Ltd.
*/ */
#include <common.h> #include <config.h>
#include <dm.h> #include <dm.h>
#include <ram.h> #include <ram.h>
#include <syscon.h> #include <syscon.h>

2
drivers/ram/rockchip/sdram_rv1126.c
View File

@@ -4,7 +4,7 @@
* Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd. * Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd.
*/ */
#include <common.h> #include <config.h>
#include <debug_uart.h> #include <debug_uart.h>
#include <dm.h> #include <dm.h>
#include <ram.h> #include <ram.h>

1
drivers/ram/sandbox_ram.c
View File

@@ -4,7 +4,6 @@
* Written by Simon Glass <sjg@chromium.org> * Written by Simon Glass <sjg@chromium.org>
*/ */
#include <common.h>
#include <dm.h> #include <dm.h>
#include <errno.h> #include <errno.h>
#include <ram.h> #include <ram.h>

1
drivers/ram/sifive/sifive_ddr.c
View File

@@ -6,7 +6,6 @@
* Pragnesh Patel <pragnesh.patel@sifive.com> * Pragnesh Patel <pragnesh.patel@sifive.com>
*/ */
#include <common.h>
#include <dm.h> #include <dm.h>
#include <fdtdec.h> #include <fdtdec.h>
#include <init.h> #include <init.h>

1
drivers/ram/starfive/ddrcsr_boot.c
View File

@@ -4,7 +4,6 @@
* Author: Yanhong Wang<yanhong.wang@starfivetech.com> * Author: Yanhong Wang<yanhong.wang@starfivetech.com>
*/ */
#include <common.h>
#include <asm/io.h> #include <asm/io.h>
#include <asm/arch/regs.h> #include <asm/arch/regs.h>
#include <linux/delay.h> #include <linux/delay.h>

1
drivers/ram/starfive/ddrphy_start.c
View File

@@ -4,7 +4,6 @@
* Author: Yanhong Wang<yanhong.wang@starfivetech.com> * Author: Yanhong Wang<yanhong.wang@starfivetech.com>
*/ */
#include <common.h>
#include <asm/io.h> #include <asm/io.h>
#include "starfive_ddr.h" #include "starfive_ddr.h"

2
drivers/ram/starfive/ddrphy_train.c
View File

@@ -4,7 +4,7 @@
* Author: Yanhong Wang<yanhong.wang@starfivetech.com> * Author: Yanhong Wang<yanhong.wang@starfivetech.com>
*/ */
#include <common.h> #include <linux/kernel.h>
#include <asm/io.h> #include <asm/io.h>
static const u32 ddr_train_data[] = { static const u32 ddr_train_data[] = {

2
drivers/ram/starfive/ddrphy_utils.c
View File

@@ -4,7 +4,7 @@
* Author: Yanhong Wang<yanhong.wang@starfivetech.com> * Author: Yanhong Wang<yanhong.wang@starfivetech.com>
*/ */
#include <common.h> #include <linux/kernel.h>
#include <asm/io.h> #include <asm/io.h>
static const u32 ddr_phy_data[] = { static const u32 ddr_phy_data[] = {

1
drivers/ram/starfive/starfive_ddr.c
View File

@@ -4,7 +4,6 @@
* Author: Yanhong Wang<yanhong.wang@starfivetech.com> * Author: Yanhong Wang<yanhong.wang@starfivetech.com>
*/ */
#include <common.h>
#include <asm/arch/regs.h> #include <asm/arch/regs.h>
#include <asm/io.h> #include <asm/io.h>
#include <clk.h> #include <clk.h>

2
drivers/ram/starfive/starfive_ddr.h
View File

@@ -7,6 +7,8 @@
#ifndef __STARFIVE_DDR_H__ #ifndef __STARFIVE_DDR_H__
#define __STARFIVE_DDR_H__ #define __STARFIVE_DDR_H__
#include <linux/kernel.h>
#define SEC_CTRL_ADDR 0x1000 #define SEC_CTRL_ADDR 0x1000
#define PHY_BASE_ADDR 0x800 #define PHY_BASE_ADDR 0x800
#define PHY_AC_BASE_ADDR 0x1000 #define PHY_AC_BASE_ADDR 0x1000

1
drivers/ram/stm32_sdram.c
View File

@@ -6,7 +6,6 @@
#define LOG_CATEGORY UCLASS_RAM #define LOG_CATEGORY UCLASS_RAM
#include <common.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <init.h> #include <init.h>

1
drivers/ram/stm32mp1/stm32mp1_ddr.c
View File

@@ -5,7 +5,6 @@
#define LOG_CATEGORY UCLASS_RAM #define LOG_CATEGORY UCLASS_RAM
#include <common.h>
#include <clk.h> #include <clk.h>
#include <log.h> #include <log.h>
#include <ram.h> #include <ram.h>

1
drivers/ram/stm32mp1/stm32mp1_interactive.c
View File

@@ -5,7 +5,6 @@
#define LOG_CATEGORY UCLASS_RAM #define LOG_CATEGORY UCLASS_RAM
#include <common.h>
#include <command.h> #include <command.h>
#include <console.h> #include <console.h>
#include <cli.h> #include <cli.h>

1
drivers/ram/stm32mp1/stm32mp1_ram.c
View File

@@ -5,7 +5,6 @@
#define LOG_CATEGORY UCLASS_RAM #define LOG_CATEGORY UCLASS_RAM
#include <common.h>
#include <clk.h> #include <clk.h>
#include <dm.h> #include <dm.h>
#include <init.h> #include <init.h>

1
drivers/ram/stm32mp1/stm32mp1_tests.c
View File

@@ -5,7 +5,6 @@
#define LOG_CATEGORY UCLASS_RAM #define LOG_CATEGORY UCLASS_RAM
#include <common.h>
#include <console.h> #include <console.h>
#include <init.h> #include <init.h>
#include <log.h> #include <log.h>

2
drivers/ram/sunxi/dram_sun20i_d1.c
View File

@@ -13,7 +13,7 @@
*/ */
#include <asm/io.h> #include <asm/io.h>
#include <common.h> #include <config.h>
#ifdef CONFIG_RAM #ifdef CONFIG_RAM
#include <dm.h> #include <dm.h>
#include <ram.h> #include <ram.h>