stm32mp1: ram: add read valid training support

Add the read data eye training = training for optimal read valid placement
(RVTRN) when the built-in calibration is executed for LPDDR2 and LPDDR3.

This training is supported on the PUBL integrated in the STM32MP15x
DDR subsystem and it is not required for DDR3.

Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
This commit is contained in:
Patrick Delaunay
2021-11-15 15:32:28 +01:00
committed by Patrice Chotard
parent 77d043cac6
commit 4831ba2903
2 changed files with 7 additions and 2 deletions

View File

@@ -826,8 +826,12 @@ start:
*/
/* 10. configure PUBL PIR register to specify which training step to run */
/* warning : RVTRN is not supported by this PUBL */
stm32mp1_ddrphy_init(priv->phy, DDRPHYC_PIR_QSTRN);
/* RVTRN is excuted only on LPDDR2/LPDDR3 */
if (config->c_reg.mstr & DDRCTRL_MSTR_DDR3)
pir = DDRPHYC_PIR_QSTRN;
else
pir = DDRPHYC_PIR_QSTRN | DDRPHYC_PIR_RVTRN;
stm32mp1_ddrphy_init(priv->phy, pir);
/* 11. monitor PUB PGSR.IDONE to poll cpmpletion of training sequence */
ddrphy_idone_wait(priv->phy);