driver/ddr: Add 256 byte interleaving support
Freescale LayerScape SoCs support controller interleaving on 256 byte size. This interleaving is mandoratory. Signed-off-by: York Sun <yorksun@freescale.com>
This commit is contained in:
@@ -76,6 +76,7 @@ typedef ddr3_spd_eeprom_t generic_spd_eeprom_t;
|
||||
#define FSL_DDR_PAGE_INTERLEAVING 0x1
|
||||
#define FSL_DDR_BANK_INTERLEAVING 0x2
|
||||
#define FSL_DDR_SUPERBANK_INTERLEAVING 0x3
|
||||
#define FSL_DDR_256B_INTERLEAVING 0x8
|
||||
#define FSL_DDR_3WAY_1KB_INTERLEAVING 0xA
|
||||
#define FSL_DDR_3WAY_4KB_INTERLEAVING 0xC
|
||||
#define FSL_DDR_3WAY_8KB_INTERLEAVING 0xD
|
||||
|
Reference in New Issue
Block a user