colin/u-boot
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

rockchip: rk3399: Add option to print on UART3.

Browse Source 
The RK3399 SPL does not use a pinctrl driver to setup the UART pins.
Instead it works based on config macros, which set the base address
of the actual UART block.

Currently the RK3399 SPL support UART0 and UART2.
This patch adds UART3 in the same way as UART0.

Signed-off-by: Christoph Muellner <christoph.muellner@theobroma-systems.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
Christoph Muellner
2019-05-07 10:58:43 +02:00
committed by Kever Yang
parent dee5ad5ae7
commit 78a1ac33cb
1 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/mach-rockchip/rk3399/rk3399.c
View File

@@ -80,6 +80,14 @@ void board_debug_uart_init(void)
rk_clrsetreg(&grf->gpio2c_iomux, rk_clrsetreg(&grf->gpio2c_iomux,
GRF_GPIO2C1_SEL_MASK, GRF_GPIO2C1_SEL_MASK,
GRF_UART0BT_SOUT << GRF_GPIO2C1_SEL_SHIFT); GRF_UART0BT_SOUT << GRF_GPIO2C1_SEL_SHIFT);
#elif defined(CONFIG_DEBUG_UART_BASE) && (CONFIG_DEBUG_UART_BASE == 0xff1B0000)
/* Enable early UART3 on the RK3399 */
rk_clrsetreg(&grf->gpio3b_iomux,
GRF_GPIO3B6_SEL_MASK,
GRF_UART3_SIN << GRF_GPIO3B6_SEL_SHIFT);
rk_clrsetreg(&grf->gpio3b_iomux,
GRF_GPIO3B7_SEL_MASK,
GRF_UART3_SOUT << GRF_GPIO3B7_SEL_SHIFT);
#else #else
# ifdef CONFIG_TARGET_CHROMEBOOK_BOB # ifdef CONFIG_TARGET_CHROMEBOOK_BOB
rk_setreg(&grf->io_vsel, 1 << 0); rk_setreg(&grf->io_vsel, 1 << 0);