phy: ti: j721e-wiz: Add SGMII support in WIZ driver for J721E
Enable full rate divider configuration support for J721E_WIZ_16G for SGMII. Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
This commit is contained in:

committed by
Tom Rini

parent
0914616156
commit
cb6f4bbe3f
@@ -590,6 +590,8 @@ static int wiz_phy_fullrt_div(struct wiz *wiz, int lane)
|
|||||||
if (wiz->lane_phy_type[lane] == PHY_TYPE_PCIE)
|
if (wiz->lane_phy_type[lane] == PHY_TYPE_PCIE)
|
||||||
return regmap_field_write(wiz->p0_fullrt_div[lane], 0x1);
|
return regmap_field_write(wiz->p0_fullrt_div[lane], 0x1);
|
||||||
break;
|
break;
|
||||||
|
|
||||||
|
case J721E_WIZ_16G:
|
||||||
case J721E_WIZ_10G:
|
case J721E_WIZ_10G:
|
||||||
if (wiz->lane_phy_type[lane] == PHY_TYPE_SGMII)
|
if (wiz->lane_phy_type[lane] == PHY_TYPE_SGMII)
|
||||||
return regmap_field_write(wiz->p0_fullrt_div[lane], 0x2);
|
return regmap_field_write(wiz->p0_fullrt_div[lane], 0x2);
|
||||||
|
Reference in New Issue
Block a user