Bin Meng 86c915628d riscv: Change phys_addr_t and phys_size_t to 64-bit ...

phys_addr_t and phys_size_t are currently defined as `unsigned long`,
but RV32 supports 34-bit physical address, hence both phys_addr_t and
phys_size_t should be defined to 64-bit using `unsigned long long`.

Signed-off-by: Bin Meng <bin.meng@windriver.com>

2021-02-03 03:38:41 -07:00

..

arch-fu540

dm: treewide: Rename ..._platdata variables to just ..._plat

2020-12-13 16:51:09 -07:00

arch-generic

dm: treewide: Rename ..._platdata variables to just ..._plat

2020-12-13 16:51:09 -07:00

asm.h

…

barrier.h

…

bitops.h

…

byteorder.h

…

cache.h

…

config.h

…

csr.h

riscv: Add option to support RISC-V privileged spec 1.9

2020-07-01 15:01:22 +08:00

dma-mapping.h

dma-mapping: move dma_map_(un)single() to <linux/dma-mapping.h>

2020-02-19 21:27:30 +08:00

encoding.h

common: Drop linux/bitops.h from common header

2020-05-18 21:19:23 -04:00

global_data.h

riscv: Rework Andes PLMT as a UCLASS_TIMER driver

2020-09-30 08:54:45 +08:00

gpio.h

gpio: sifive: add support for DM based gpio driver for FU540-SoC

2019-10-18 09:04:01 +08:00

io.h

…

linkage.h

…

posix_types.h

…

processor.h

…

ptrace.h

…

sbi.h

cmd: provide command sbi

2020-08-25 09:34:47 +08:00

sections.h

…

setjmp.h

…

smp.h

riscv: Use a valid bit to ignore already-pending IPIs

2020-09-30 08:54:52 +08:00

spl.h

riscv: Call spl_board_init_f() in the generic SPL board_init_f()

2020-08-14 14:38:53 +08:00

string.h

…

syscon.h

riscv: Rework Andes PLMT as a UCLASS_TIMER driver

2020-09-30 08:54:45 +08:00

system.h

…

types.h

riscv: Change phys_addr_t and phys_size_t to 64-bit

2021-02-03 03:38:41 -07:00

u-boot-riscv.h

riscv: Provide a mechanism to fix DT for reserved memory

2020-04-23 10:14:16 +08:00

u-boot.h

bdinfo: riscv: Use generic bd_info

2020-06-25 13:24:10 -04:00

unaligned.h

…