Files
u-boot/drivers/clk
Jagan Teki aefc0b7a60 clk: sunxi: h3: Implement EPHY CLK and RESET
EPHY CLK and RESET is available in Allwinner H3 EMAC
via mdio-mux node of internal PHY. Add the respective
clock and reset reg and bits.

Cc: Joe Hershberger <joe.hershberger@ni.com>
Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
2019-03-09 13:16:35 +05:30
..
2019-01-09 17:03:29 +01:00
2018-11-26 14:40:52 +01:00
2018-08-03 19:53:10 -04:00
2018-05-08 18:50:23 -04:00
2019-02-27 09:12:33 +08:00
2018-09-18 00:01:18 -06:00
2018-09-18 00:01:18 -06:00