Parthiban Nallathambi
d8d33b6d4d
imx: Add variscite DART-6UL Evaluation Kit
Port for the DART-6UL Evaluation Kit SBC. Based on the variscite
DART-6UL iMX6ULL SoM.
CPU: Freescale i.MX6ULL rev1.1 900 MHz (running at 396 MHz)
CPU: Commercial temperature grade (0C to 95C) at 43C
Reset cause: POR
Model: Variscite DART-6UL Evaluation Kit
Board: Variscite DART-6UL Evaluation Kit
DRAM: 512 MiB
MMC: FSL_SDHC: 0, FSL_SDHC: 1
In: serial@02020000
Out: serial@02020000
Err: serial@02020000
Net: FEC0
Working:
- Eth0
- i2c
- MMC/SD
- eMMC
- USB host
- UART 1
Note: LCDIF porting needs DM_VIDEO
https://lists.denx.de/pipermail/u-boot/2019-April/365506.html
Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>
2019-04-25 19:16:24 +02:00
..
2019-04-25 17:03:25 +02:00
2019-04-25 19:16:24 +02:00
2019-04-25 19:16:24 +02:00
2018-07-30 07:18:48 -04:00
2019-04-25 17:03:25 +02:00
2019-04-25 19:16:24 +02:00
2019-01-28 12:53:21 +01:00
2018-05-07 09:34:12 -04:00
2018-07-02 15:52:50 -04:00
2019-01-28 20:55:46 +01:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2019-02-15 22:01:15 +01:00
2019-02-15 12:16:50 +01:00
2019-02-15 12:16:50 +01:00
2019-02-15 12:16:50 +01:00
2019-01-28 12:45:45 +01:00
2018-05-07 09:34:12 -04:00
2019-01-01 14:12:18 +01:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2019-04-13 20:30:09 +02:00
2019-04-25 19:16:24 +02:00
2018-05-07 09:34:12 -04:00
2019-04-25 19:16:24 +02:00
2019-01-28 20:35:47 +01:00
2019-01-28 20:35:47 +01:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2019-04-25 09:03:15 +02:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2019-02-01 09:12:48 -05:00
2018-10-25 10:16:21 -04:00
2018-05-07 09:34:12 -04:00
2019-04-13 20:30:09 +02:00