colin/fdtd-coremem
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

app: multi-core-inverter: add more sims

Browse Source
This commit is contained in:
colin
2022-08-31 01:40:29 -07:00
parent ea07a8d5a6
commit a6fe05a993
1 changed files with 95 additions and 55 deletions
Download Patch File Download Diff File Expand all files Collapse all files

150
crates/applications/multi_core_inverter/src/main.rs
View File

@@ -522,46 +522,46 @@ fn main() {
// .with_ctl_conductivity(1e3) // .with_ctl_conductivity(1e3)
// .with_coupling_conductivity(5e6) // .with_coupling_conductivity(5e6)
// ); // );
let deferred = || { deferred(); run_sim( // run_sim(
"54-320ns-4000ps-2e9A-1e4pctl-2e6pcpl", // "54-320ns-4000ps-2e9A-1e4pctl-2e6pcpl",
drive_map_isolated_inv(), // drive_map_isolated_inv(),
params // params
.with_clock_phase_duration(ps(320000)) // .with_clock_phase_duration(ps(320000))
.with_clock_decay(ps(4000)) // .with_clock_decay(ps(4000))
.with_input_magnitude(2e9) // .with_input_magnitude(2e9)
.with_ctl_conductivity(1e4) // .with_ctl_conductivity(1e4)
.with_coupling_conductivity(2e6) // .with_coupling_conductivity(2e6)
)}; // );
run_sim( // run_sim(
"55-80ns-4000ps-2e9A-1e4pctl-1e5pcpl", // "55-80ns-4000ps-2e9A-1e4pctl-1e5pcpl",
drive_map_isolated_inv(), // drive_map_isolated_inv(),
params // params
.with_clock_phase_duration(ps(80000)) // .with_clock_phase_duration(ps(80000))
.with_clock_decay(ps(4000)) // .with_clock_decay(ps(4000))
.with_input_magnitude(2e9) // .with_input_magnitude(2e9)
.with_ctl_conductivity(1e4) // .with_ctl_conductivity(1e4)
.with_coupling_conductivity(1e5) // .with_coupling_conductivity(1e5)
); // );
run_sim( // run_sim(
"56-80ns-4000ps-2e9A-1e4pctl-5e5pcpl", // "56-80ns-4000ps-2e9A-1e4pctl-5e5pcpl",
drive_map_isolated_inv(), // drive_map_isolated_inv(),
params // params
.with_clock_phase_duration(ps(80000)) // .with_clock_phase_duration(ps(80000))
.with_clock_decay(ps(4000)) // .with_clock_decay(ps(4000))
.with_input_magnitude(2e9) // .with_input_magnitude(2e9)
.with_ctl_conductivity(1e4) // .with_ctl_conductivity(1e4)
.with_coupling_conductivity(5e5) // .with_coupling_conductivity(5e5)
); // );
let deferred = || { deferred(); run_sim( // run_sim(
"57-320ns-4000ps-5e10A-1e3pctl-5e6pcpl", // "57-320ns-4000ps-5e10A-1e3pctl-5e6pcpl",
drive_map_isolated_inv(), // drive_map_isolated_inv(),
params // params
.with_clock_phase_duration(ps(320000)) // .with_clock_phase_duration(ps(320000))
.with_clock_decay(ps(4000)) // .with_clock_decay(ps(4000))
.with_input_magnitude(5e10) // .with_input_magnitude(5e10)
.with_ctl_conductivity(1e3) // .with_ctl_conductivity(1e3)
.with_coupling_conductivity(5e6) // .with_coupling_conductivity(5e6)
)}; // );
// run_sim( // run_sim(
// "58-20ns-1000ps-2e9A-1e4pctl-1e5pcpl", // "58-20ns-1000ps-2e9A-1e4pctl-1e5pcpl",
// drive_map_isolated_inv(), // drive_map_isolated_inv(),
@@ -943,24 +943,64 @@ fn main() {
// .with_ctl_conductivity(1e2) // .with_ctl_conductivity(1e2)
// .with_coupling_conductivity(1e4) // .with_coupling_conductivity(1e4)
// ); // );
// run_sim(
// "96-5ns-100ps-8e11A-1e2pctl-1e4pcpl",
// drive_map_isolated_inv(),
// params
// .with_clock_phase_duration(ps(5000))
// .with_clock_decay(ps(200))
// .with_input_magnitude(8e11)
// .with_ctl_conductivity(1e2)
// .with_coupling_conductivity(1e4)
// );
// run_sim(
// "97-5ns-100ps-16e11A-1e2pctl-1e4pcpl",
// drive_map_isolated_inv(),
// params
// .with_clock_phase_duration(ps(5000))
// .with_clock_decay(ps(200))
// .with_input_magnitude(16e11)
// .with_ctl_conductivity(1e2)
// .with_coupling_conductivity(1e4)
// );
// run_sim(
// "98-5ns-100ps-6e11A-1e2pctl-1e4pcpl",
// drive_map_isolated_inv(),
// params
// .with_clock_phase_duration(ps(5000))
// .with_clock_decay(ps(200))
// .with_input_magnitude(6e11)
// .with_ctl_conductivity(1e2)
// .with_coupling_conductivity(1e4)
// );
// run_sim(
// "99-5ns-100ps-7e11A-1e2pctl-1e4pcpl",
// drive_map_isolated_inv(),
// params
// .with_clock_phase_duration(ps(5000))
// .with_clock_decay(ps(200))
// .with_input_magnitude(7e11)
// .with_ctl_conductivity(1e2)
// .with_coupling_conductivity(1e4)
// );
// run_sim(
// "100-5ns-100ps-6.5e11A-1e2pctl-1e4pcpl",
// drive_map_isolated_inv(),
// params
// .with_clock_phase_duration(ps(5000))
// .with_clock_decay(ps(200))
// .with_input_magnitude(6.5e11)
// .with_ctl_conductivity(1e2)
// .with_coupling_conductivity(1e4)
// );
run_sim( run_sim(
"96-5ns-100ps-8e11A-1e2pctl-1e4pcpl", "101-2ns-100ps-4e11A-1e3pctl-1e4pcpl",
drive_map_isolated_inv(), drive_map_isolated_inv(),
params params
.with_clock_phase_duration(ps(5000)) .with_clock_phase_duration(ps(2000))
.with_clock_decay(ps(200)) .with_clock_decay(ps(100))
.with_input_magnitude(8e11) .with_input_magnitude(4e11)
.with_ctl_conductivity(1e2) .with_ctl_conductivity(1e3)
.with_coupling_conductivity(1e4)
);
run_sim(
"97-5ns-100ps-16e11A-1e2pctl-1e4pcpl",
drive_map_isolated_inv(),
params
.with_clock_phase_duration(ps(5000))
.with_clock_decay(ps(200))
.with_input_magnitude(16e11)
.with_ctl_conductivity(1e2)
.with_coupling_conductivity(1e4) .with_coupling_conductivity(1e4)
); );