colin/fdtd-coremem
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

introduce Isomorphic/Anisomorphic conductors into the CPU side

Browse Source 
this is needed for the future Spirv optimizations to be possible.
This commit is contained in:
Colin
2022-01-28 19:24:36 -08:00
parent 39c13afc10
commit aeec4258c7
10 changed files with 172 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
examples/buffer_proto5.rs
View File

@@ -337,9 +337,9 @@ fn run_sim(id: u32, p: Params, g: Geometries) -> Results {
let feat_vol = p.geom.feat_size * p.geom.feat_size * p.geom.feat_size;
// mu_r=881.33, starting at H=25 to H=75.
let ferro_mat = mat::MHPgram::new(25.0, 881.33, 44000.0);
let ferro_mat = mat::Ferroxcube3R1MH::new();
// let ferro_mat = mat::db::conductor(wire_conductivity);
let wire_mat = mat::db::conductor(p.wire_conductivity);
let wire_mat = mat::IsomorphicConductor::new(p.wire_conductivity);
let mut driver: Driver<_> = Driver::new_spirv(g.dim, p.geom.feat_size);
driver.set_steps_per_stim(1000);