imx6sll: synchronise device tree with linux
Synchronise device tree with linux v6.0-rc1. Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
This commit is contained in:
Marcel Ziswiler
committed by
Stefano Babic
Stefano Babic
parent
4ad2ff5166
commit
97e530dd56
File diff suppressed because it is too large
Load Diff
@@ -1,9 +1,7 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* Copyright 2016 Freescale Semiconductor, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
* Copyright 2017-2018 NXP.
|
||||
*
|
||||
*/
|
||||
|
||||
|
||||
@@ -1,18 +1,19 @@
|
||||
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
||||
/*
|
||||
* Copyright 2016 Freescale Semiconductor, Inc.
|
||||
* Copyright 2017-2018 NXP.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#include <dt-bindings/clock/imx6sll-clock.h>
|
||||
#include <dt-bindings/gpio/gpio.h>
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
#include "imx6sll-pinfunc.h"
|
||||
#include "skeleton.dtsi"
|
||||
|
||||
/ {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
aliases {
|
||||
gpio0 = &gpio1;
|
||||
gpio1 = &gpio2;
|
||||
@@ -35,6 +36,8 @@
|
||||
spi1 = &ecspi2;
|
||||
spi3 = &ecspi3;
|
||||
spi4 = &ecspi4;
|
||||
usb0 = &usbotg1;
|
||||
usb1 = &usbotg2;
|
||||
usbphy0 = &usbphy1;
|
||||
usbphy1 = &usbphy2;
|
||||
};
|
||||
@@ -48,80 +51,58 @@
|
||||
device_type = "cpu";
|
||||
reg = <0>;
|
||||
next-level-cache = <&L2>;
|
||||
operating-points = <
|
||||
operating-points =
|
||||
/* kHz uV */
|
||||
996000 1225000
|
||||
792000 1175000
|
||||
396000 1075000
|
||||
198000 975000
|
||||
>;
|
||||
fsl,soc-operating-points = <
|
||||
<996000 1275000>,
|
||||
<792000 1175000>,
|
||||
<396000 1075000>,
|
||||
<198000 975000>;
|
||||
fsl,soc-operating-points =
|
||||
/* ARM kHz SOC-PU uV */
|
||||
996000 1225000
|
||||
792000 1175000
|
||||
396000 1175000
|
||||
198000 1175000
|
||||
>;
|
||||
<996000 1175000>,
|
||||
<792000 1175000>,
|
||||
<396000 1175000>,
|
||||
<198000 1175000>;
|
||||
clock-latency = <61036>; /* two CLK32 periods */
|
||||
fsl,low-power-run;
|
||||
#cooling-cells = <2>;
|
||||
clocks = <&clks IMX6SLL_CLK_ARM>,
|
||||
<&clks IMX6SLL_CLK_PLL2_PFD2>,
|
||||
<&clks IMX6SLL_CLK_STEP>,
|
||||
<&clks IMX6SLL_CLK_PLL1_SW>,
|
||||
<&clks IMX6SLL_CLK_PLL1_SYS>,
|
||||
<&clks IMX6SLL_CLK_PLL1>,
|
||||
<&clks IMX6SLL_PLL1_BYPASS>,
|
||||
<&clks IMX6SLL_PLL1_BYPASS_SRC>;
|
||||
<&clks IMX6SLL_CLK_PLL1_SYS>;
|
||||
clock-names = "arm", "pll2_pfd2_396m", "step",
|
||||
"pll1_sw", "pll1_sys", "pll1", "pll1_bypass",
|
||||
"pll1_bypass_src";
|
||||
"pll1_sw", "pll1_sys";
|
||||
nvmem-cells = <&cpu_speed_grade>;
|
||||
nvmem-cell-names = "speed_grade";
|
||||
};
|
||||
};
|
||||
|
||||
intc: interrupt-controller@00a01000 {
|
||||
compatible = "arm,cortex-a9-gic";
|
||||
#interrupt-cells = <3>;
|
||||
interrupt-controller;
|
||||
reg = <0x00a01000 0x1000>,
|
||||
<0x00a00100 0x100>;
|
||||
interrupt-parent = <&intc>;
|
||||
ckil: clock-ckil {
|
||||
compatible = "fixed-clock";
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <32768>;
|
||||
clock-output-names = "ckil";
|
||||
};
|
||||
|
||||
clocks {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
osc: clock-osc-24m {
|
||||
compatible = "fixed-clock";
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <24000000>;
|
||||
clock-output-names = "osc";
|
||||
};
|
||||
|
||||
ckil: clock@0 {
|
||||
compatible = "fixed-clock";
|
||||
reg = <0>;
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <32768>;
|
||||
clock-output-names = "ckil";
|
||||
};
|
||||
ipp_di0: clock-ipp-di0 {
|
||||
compatible = "fixed-clock";
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <0>;
|
||||
clock-output-names = "ipp_di0";
|
||||
};
|
||||
|
||||
osc: clock@1 {
|
||||
compatible = "fixed-clock";
|
||||
reg = <1>;
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <24000000>;
|
||||
clock-output-names = "osc";
|
||||
};
|
||||
|
||||
ipp_di0: clock@2 {
|
||||
compatible = "fixed-clock";
|
||||
reg = <2>;
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <0>;
|
||||
clock-output-names = "ipp_di0";
|
||||
};
|
||||
|
||||
ipp_di1: clock@3 {
|
||||
compatible = "fixed-clock";
|
||||
reg = <3>;
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <0>;
|
||||
clock-output-names = "ipp_di1";
|
||||
};
|
||||
ipp_di1: clock-ipp-di1 {
|
||||
compatible = "fixed-clock";
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <0>;
|
||||
clock-output-names = "ipp_di1";
|
||||
};
|
||||
|
||||
soc {
|
||||
@@ -131,42 +112,21 @@
|
||||
interrupt-parent = <&gpc>;
|
||||
ranges;
|
||||
|
||||
busfreq {
|
||||
compatible = "fsl,imx_busfreq";
|
||||
clocks = <&clks IMX6SLL_CLK_PLL2_PFD2>, <&clks IMX6SLL_CLK_PLL2_198M>,
|
||||
<&clks IMX6SLL_CLK_PLL2_BUS>, <&clks IMX6SLL_CLK_ARM>,
|
||||
<&clks IMX6SLL_CLK_PLL3_USB_OTG>, <&clks IMX6SLL_CLK_PERIPH>,
|
||||
<&clks IMX6SLL_CLK_PERIPH_PRE>, <&clks IMX6SLL_CLK_PERIPH_CLK2>,
|
||||
<&clks IMX6SLL_CLK_PERIPH_CLK2_SEL>, <&clks IMX6SLL_CLK_OSC>,
|
||||
<&clks IMX6SLL_CLK_AHB>, <&clks IMX6SLL_CLK_AXI_PODF>,
|
||||
<&clks IMX6SLL_CLK_PERIPH2>, <&clks IMX6SLL_CLK_PERIPH2_PRE>,
|
||||
<&clks IMX6SLL_CLK_PERIPH2_CLK2>, <&clks IMX6SLL_CLK_PERIPH2_CLK2_SEL>,
|
||||
<&clks IMX6SLL_CLK_STEP>, <&clks IMX6SLL_CLK_MMDC_P0_FAST>, <&clks IMX6SLL_PLL1_BYPASS_SRC>,
|
||||
<&clks IMX6SLL_PLL1_BYPASS>, <&clks IMX6SLL_CLK_PLL1_SYS>, <&clks IMX6SLL_CLK_PLL1_SW>,
|
||||
<&clks IMX6SLL_CLK_PLL1>;
|
||||
clock-names = "pll2_pfd2_396m", "pll2_198m", "pll2_bus", "arm", "pll3_usb_otg",
|
||||
"periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc",
|
||||
"ahb", "ocram", "periph2", "periph2_pre", "periph2_clk2", "periph2_clk2_sel",
|
||||
"step", "mmdc", "pll1_bypass_src", "pll1_bypass", "pll1_sys", "pll1_sw", "pll1";
|
||||
fsl,max_ddr_freq = <400000000>;
|
||||
};
|
||||
|
||||
ocrams: sram@00900000 {
|
||||
compatible = "fsl,lpm-sram";
|
||||
reg = <0x00900000 0x4000>;
|
||||
};
|
||||
|
||||
ocrams_ddr: sram@00904000 {
|
||||
compatible = "fsl,ddr-lpm-sram";
|
||||
reg = <0x00904000 0x1000>;
|
||||
};
|
||||
|
||||
ocram: sram@00905000 {
|
||||
ocram: sram@900000 {
|
||||
compatible = "mmio-sram";
|
||||
reg = <0x00905000 0x1B000>;
|
||||
reg = <0x00900000 0x20000>;
|
||||
};
|
||||
|
||||
L2: l2-cache@00a02000 {
|
||||
intc: interrupt-controller@a01000 {
|
||||
compatible = "arm,cortex-a9-gic";
|
||||
#interrupt-cells = <3>;
|
||||
interrupt-controller;
|
||||
reg = <0x00a01000 0x1000>,
|
||||
<0x00a00100 0x100>;
|
||||
interrupt-parent = <&intc>;
|
||||
};
|
||||
|
||||
L2: cache-controller@a02000 {
|
||||
compatible = "arm,pl310-cache";
|
||||
reg = <0x00a02000 0x1000>;
|
||||
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -176,21 +136,21 @@
|
||||
arm,data-latency = <4 2 3>;
|
||||
};
|
||||
|
||||
aips1: bus@02000000 {
|
||||
aips1: bus@2000000 {
|
||||
compatible = "fsl,aips-bus", "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
reg = <0x02000000 0x100000>;
|
||||
ranges;
|
||||
|
||||
spba: spba-bus@02000000 {
|
||||
spba: spba-bus@2000000 {
|
||||
compatible = "fsl,spba-bus", "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
reg = <0x02000000 0x40000>;
|
||||
ranges;
|
||||
|
||||
spdif: spdif@02004000 {
|
||||
spdif: spdif@2004000 {
|
||||
compatible = "fsl,imx6sl-spdif", "fsl,imx35-spdif";
|
||||
reg = <0x02004000 0x4000>;
|
||||
interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -214,7 +174,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecspi1: ecspi@02008000 {
|
||||
ecspi1: spi@2008000 {
|
||||
compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
|
||||
reg = <0x02008000 0x4000>;
|
||||
interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -226,7 +186,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecspi2: ecspi@0200c000 {
|
||||
ecspi2: spi@200c000 {
|
||||
compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
|
||||
reg = <0x0200c000 0x4000>;
|
||||
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -238,7 +198,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecspi3: ecspi@02010000 {
|
||||
ecspi3: spi@2010000 {
|
||||
compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
|
||||
reg = <0x02010000 0x4000>;
|
||||
interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -250,7 +210,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecspi4: ecspi@02014000 {
|
||||
ecspi4: spi@2014000 {
|
||||
compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
|
||||
reg = <0x02014000 0x4000>;
|
||||
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -262,10 +222,11 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart4: serial@02018000 {
|
||||
compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
|
||||
uart4: serial@2018000 {
|
||||
compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
|
||||
"fsl,imx21-uart";
|
||||
reg = <0x02018000 0x4000>;
|
||||
interrupts =<GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
|
||||
dma-names = "rx", "tx";
|
||||
clocks = <&clks IMX6SLL_CLK_UART4_IPG>,
|
||||
@@ -274,8 +235,9 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart1: serial@02020000 {
|
||||
compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
|
||||
uart1: serial@2020000 {
|
||||
compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
|
||||
"fsl,imx21-uart";
|
||||
reg = <0x02020000 0x4000>;
|
||||
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
|
||||
@@ -286,8 +248,9 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart2: serial@02024000 {
|
||||
compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
|
||||
uart2: serial@2024000 {
|
||||
compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
|
||||
"fsl,imx21-uart";
|
||||
reg = <0x02024000 0x4000>;
|
||||
interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
|
||||
@@ -298,8 +261,8 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ssi1: ssi@02028000 {
|
||||
compatible = "fsl,imx6sll-ssi", "fsl,imx51-ssi";
|
||||
ssi1: ssi@2028000 {
|
||||
compatible = "fsl,imx6sl-ssi", "fsl,imx51-ssi";
|
||||
reg = <0x02028000 0x4000>;
|
||||
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 37 22 0>, <&sdma 38 22 0>;
|
||||
@@ -311,8 +274,8 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ssi2: ssi2@0202c000 {
|
||||
compatible = "fsl,imx6sll-ssi", "fsl,imx51-ssi";
|
||||
ssi2: ssi@202c000 {
|
||||
compatible = "fsl,imx6sl-ssi", "fsl,imx51-ssi";
|
||||
reg = <0x0202c000 0x4000>;
|
||||
interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 41 22 0>, <&sdma 42 22 0>;
|
||||
@@ -324,8 +287,8 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ssi3: ssi@02030000 {
|
||||
compatible = "fsl,imx6sll-ssi", "fsl,imx51-ssi";
|
||||
ssi3: ssi@2030000 {
|
||||
compatible = "fsl,imx6sl-ssi", "fsl,imx51-ssi";
|
||||
reg = <0x02030000 0x4000>;
|
||||
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 45 22 0>, <&sdma 46 22 0>;
|
||||
@@ -337,8 +300,9 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart3: serial@02034000 {
|
||||
compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
|
||||
uart3: serial@2034000 {
|
||||
compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
|
||||
"fsl,imx21-uart";
|
||||
reg = <0x02034000 0x4000>;
|
||||
interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
|
||||
@@ -350,48 +314,48 @@
|
||||
};
|
||||
};
|
||||
|
||||
pwm1: pwm@02080000 {
|
||||
pwm1: pwm@2080000 {
|
||||
compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
|
||||
reg = <0x02080000 0x4000>;
|
||||
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_PWM1>,
|
||||
<&clks IMX6SLL_CLK_PWM1>;
|
||||
clock-names = "ipg", "per";
|
||||
#pwm-cells = <2>;
|
||||
#pwm-cells = <3>;
|
||||
};
|
||||
|
||||
pwm2: pwm@02084000 {
|
||||
pwm2: pwm@2084000 {
|
||||
compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
|
||||
reg = <0x02084000 0x4000>;
|
||||
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_PWM2>,
|
||||
<&clks IMX6SLL_CLK_PWM2>;
|
||||
clock-names = "ipg", "per";
|
||||
#pwm-cells = <2>;
|
||||
#pwm-cells = <3>;
|
||||
};
|
||||
|
||||
pwm3: pwm@02088000 {
|
||||
pwm3: pwm@2088000 {
|
||||
compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
|
||||
reg = <0x02088000 0x4000>;
|
||||
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_PWM3>,
|
||||
<&clks IMX6SLL_CLK_PWM3>;
|
||||
clock-names = "ipg", "per";
|
||||
#pwm-cells = <2>;
|
||||
#pwm-cells = <3>;
|
||||
};
|
||||
|
||||
pwm4: pwm@0208c000 {
|
||||
pwm4: pwm@208c000 {
|
||||
compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
|
||||
reg = <0x0208c000 0x4000>;
|
||||
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_PWM4>,
|
||||
<&clks IMX6SLL_CLK_PWM4>;
|
||||
clock-names = "ipg", "per";
|
||||
#pwm-cells = <2>;
|
||||
#pwm-cells = <3>;
|
||||
};
|
||||
|
||||
gpt1: gpt@02098000 {
|
||||
compatible = "fsl,imx6sll-gpt";
|
||||
gpt1: timer@2098000 {
|
||||
compatible = "fsl,imx6sl-gpt";
|
||||
reg = <0x02098000 0x4000>;
|
||||
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_GPT_BUS>,
|
||||
@@ -399,73 +363,104 @@
|
||||
clock-names = "ipg", "per";
|
||||
};
|
||||
|
||||
gpio1: gpio@0209c000 {
|
||||
gpio1: gpio@209c000 {
|
||||
compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0209c000 0x4000>;
|
||||
interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_GPIO1>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
gpio-ranges = <&iomuxc 0 94 7>, <&iomuxc 7 25 25>;
|
||||
};
|
||||
|
||||
gpio2: gpio@020a0000 {
|
||||
gpio2: gpio@20a0000 {
|
||||
compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x020a0000 0x4000>;
|
||||
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_GPIO2>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
gpio-ranges = <&iomuxc 0 50 32>;
|
||||
};
|
||||
|
||||
gpio3: gpio@020a4000 {
|
||||
gpio3: gpio@20a4000 {
|
||||
compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x020a4000 0x4000>;
|
||||
interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_GPIO3>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
gpio-ranges = <&iomuxc 0 82 12>, <&iomuxc 12 103 4>,
|
||||
<&iomuxc 16 101 2>, <&iomuxc 18 5 1>,
|
||||
<&iomuxc 21 6 11>;
|
||||
};
|
||||
|
||||
gpio4: gpio@020a8000 {
|
||||
gpio4: gpio@20a8000 {
|
||||
compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x020a8000 0x4000>;
|
||||
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_GPIO4>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
gpio-ranges = <&iomuxc 0 17 8>, <&iomuxc 8 107 8>,
|
||||
<&iomuxc 16 151 1>, <&iomuxc 17 149 1>,
|
||||
<&iomuxc 18 146 1>, <&iomuxc 19 144 1>,
|
||||
<&iomuxc 20 142 1>, <&iomuxc 21 143 1>,
|
||||
<&iomuxc 22 150 1>, <&iomuxc 23 148 1>,
|
||||
<&iomuxc 24 147 1>, <&iomuxc 25 145 1>,
|
||||
<&iomuxc 26 152 1>, <&iomuxc 27 125 1>,
|
||||
<&iomuxc 28 131 1>, <&iomuxc 29 134 1>,
|
||||
<&iomuxc 30 129 1>, <&iomuxc 31 133 1>;
|
||||
};
|
||||
|
||||
gpio5: gpio@020ac000 {
|
||||
gpio5: gpio@20ac000 {
|
||||
compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x020ac000 0x4000>;
|
||||
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_GPIO5>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
gpio-ranges = <&iomuxc 0 135 1>, <&iomuxc 1 128 1>,
|
||||
<&iomuxc 2 132 1>, <&iomuxc 3 130 1>,
|
||||
<&iomuxc 4 127 1>, <&iomuxc 5 126 1>,
|
||||
<&iomuxc 6 120 1>, <&iomuxc 7 123 1>,
|
||||
<&iomuxc 8 118 1>, <&iomuxc 9 122 1>,
|
||||
<&iomuxc 10 124 1>, <&iomuxc 11 117 1>,
|
||||
<&iomuxc 12 121 1>, <&iomuxc 13 119 1>,
|
||||
<&iomuxc 14 116 1>, <&iomuxc 15 115 1>,
|
||||
<&iomuxc 16 140 2>, <&iomuxc 18 136 1>,
|
||||
<&iomuxc 19 138 1>, <&iomuxc 20 139 1>,
|
||||
<&iomuxc 21 137 1>;
|
||||
};
|
||||
|
||||
gpio6: gpio@020b0000 {
|
||||
gpio6: gpio@20b0000 {
|
||||
compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x020b0000 0x4000>;
|
||||
interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_GPIO6>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
kpp: kpp@020b8000 {
|
||||
kpp: keypad@20b8000 {
|
||||
compatible = "fsl,imx6sll-kpp", "fsl,imx21-kpp";
|
||||
reg = <0x020b8000 0x4000>;
|
||||
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -473,14 +468,14 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wdog1: wdog@020bc000 {
|
||||
wdog1: watchdog@20bc000 {
|
||||
compatible = "fsl,imx6sll-wdt", "fsl,imx21-wdt";
|
||||
reg = <0x020bc000 0x4000>;
|
||||
interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_WDOG1>;
|
||||
};
|
||||
|
||||
wdog2: wdog@020c0000 {
|
||||
wdog2: watchdog@20c0000 {
|
||||
compatible = "fsl,imx6sll-wdt", "fsl,imx21-wdt";
|
||||
reg = <0x020c0000 0x4000>;
|
||||
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -488,7 +483,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
clks: ccm@020c4000 {
|
||||
clks: clock-controller@20c4000 {
|
||||
compatible = "fsl,imx6sll-ccm";
|
||||
reg = <0x020c4000 0x4000>;
|
||||
interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
|
||||
@@ -496,19 +491,25 @@
|
||||
#clock-cells = <1>;
|
||||
clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
|
||||
clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
|
||||
|
||||
assigned-clocks = <&clks IMX6SLL_CLK_PERCLK_SEL>;
|
||||
assigned-clock-parents = <&clks IMX6SLL_CLK_OSC>;
|
||||
};
|
||||
|
||||
anatop: anatop@020c8000 {
|
||||
anatop: anatop@20c8000 {
|
||||
compatible = "fsl,imx6sll-anatop",
|
||||
"fsl,imx6q-anatop",
|
||||
"syscon", "simple-bus";
|
||||
"syscon", "simple-mfd";
|
||||
reg = <0x020c8000 0x4000>;
|
||||
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
reg_3p0: regulator-3p0@120 {
|
||||
reg_3p0: regulator-3p0@20c8120 {
|
||||
compatible = "fsl,anatop-regulator";
|
||||
reg = <0x20c8120>;
|
||||
regulator-name = "vdd3p0";
|
||||
regulator-min-microvolt = <2625000>;
|
||||
regulator-max-microvolt = <3400000>;
|
||||
@@ -520,18 +521,19 @@
|
||||
anatop-max-voltage = <3400000>;
|
||||
anatop-enable-bit = <0>;
|
||||
};
|
||||
|
||||
tempmon: temperature-sensor {
|
||||
compatible = "fsl,imx6sll-tempmon", "fsl,imx6sx-tempmon";
|
||||
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-parent = <&gpc>;
|
||||
fsl,tempmon = <&anatop>;
|
||||
nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
|
||||
nvmem-cell-names = "calib", "temp_grade";
|
||||
clocks = <&clks IMX6SLL_CLK_PLL3_USB_OTG>;
|
||||
};
|
||||
};
|
||||
|
||||
tempmon: tempmon {
|
||||
compatible = "fsl,imx6sll-tempmon", "fsl,imx6sx-tempmon";
|
||||
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
|
||||
fsl,tempmon = <&anatop>;
|
||||
fsl,tempmon-data = <&ocotp>;
|
||||
clocks = <&clks IMX6SLL_CLK_PLL3_USB_OTG>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usbphy1: usbphy@020c9000 {
|
||||
usbphy1: usb-phy@20c9000 {
|
||||
compatible = "fsl,imx6sll-usbphy", "fsl,imx6ul-usbphy",
|
||||
"fsl,imx23-usbphy";
|
||||
reg = <0x020c9000 0x1000>;
|
||||
@@ -541,7 +543,7 @@
|
||||
fsl,anatop = <&anatop>;
|
||||
};
|
||||
|
||||
usbphy2: usbphy@020ca000 {
|
||||
usbphy2: usb-phy@20ca000 {
|
||||
compatible = "fsl,imx6sll-usbphy", "fsl,imx6ul-usbphy",
|
||||
"fsl,imx23-usbphy";
|
||||
reg = <0x020ca000 0x1000>;
|
||||
@@ -551,7 +553,7 @@
|
||||
fsl,anatop = <&anatop>;
|
||||
};
|
||||
|
||||
snvs: snvs@020cc000 {
|
||||
snvs: snvs@20cc000 {
|
||||
compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
|
||||
reg = <0x020cc000 0x4000>;
|
||||
|
||||
@@ -559,7 +561,8 @@
|
||||
compatible = "fsl,sec-v4.0-mon-rtc-lp";
|
||||
regmap = <&snvs>;
|
||||
offset = <0x34>;
|
||||
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
|
||||
snvs_poweroff: snvs-poweroff {
|
||||
@@ -567,6 +570,7 @@
|
||||
regmap = <&snvs>;
|
||||
offset = <0x38>;
|
||||
mask = <0x61>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
snvs_pwrkey: snvs-powerkey {
|
||||
@@ -574,21 +578,12 @@
|
||||
regmap = <&snvs>;
|
||||
interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
|
||||
linux,keycode = <KEY_POWER>;
|
||||
wakeup;
|
||||
wakeup-source;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
epit1: epit@020d0000 {
|
||||
reg = <0x020d0000 0x4000>;
|
||||
interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
|
||||
epit2: epit@020d4000 {
|
||||
reg = <0x020d4000 0x4000>;
|
||||
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
|
||||
src: src@020d8000 {
|
||||
src: reset-controller@20d8000 {
|
||||
compatible = "fsl,imx6sll-src", "fsl,imx51-src";
|
||||
reg = <0x020d8000 0x4000>;
|
||||
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
|
||||
@@ -596,28 +591,27 @@
|
||||
#reset-cells = <1>;
|
||||
};
|
||||
|
||||
gpc: gpc@020dc000 {
|
||||
gpc: interrupt-controller@20dc000 {
|
||||
compatible = "fsl,imx6sll-gpc", "fsl,imx6q-gpc";
|
||||
reg = <0x020dc000 0x4000>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-parent = <&intc>;
|
||||
fsl,mf-mix-wakeup-irq = <0x7c00000 0x7d00 0x0 0x1400640>;
|
||||
};
|
||||
|
||||
iomuxc: iomuxc@020e0000 {
|
||||
iomuxc: pinctrl@20e0000 {
|
||||
compatible = "fsl,imx6sll-iomuxc";
|
||||
reg = <0x020e0000 0x4000>;
|
||||
};
|
||||
|
||||
gpr: iomuxc-gpr@020e4000 {
|
||||
gpr: iomuxc-gpr@20e4000 {
|
||||
compatible = "fsl,imx6sll-iomuxc-gpr",
|
||||
"fsl,imx6q-iomuxc-gpr", "syscon";
|
||||
reg = <0x020e4000 0x4000>;
|
||||
};
|
||||
|
||||
csi: csi@020e8000 {
|
||||
csi: csi@20e8000 {
|
||||
compatible = "fsl,imx6sll-csi", "fsl,imx6s-csi";
|
||||
reg = <0x020e8000 0x4000>;
|
||||
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -628,11 +622,11 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
sdma: sdma@020ec000 {
|
||||
compatible = "fsl,imx6sll-sdma", "fsl,imx35-sdma";
|
||||
sdma: dma-controller@20ec000 {
|
||||
compatible = "fsl,imx6sll-sdma", "fsl,imx6ul-sdma";
|
||||
reg = <0x020ec000 0x4000>;
|
||||
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_SDMA>,
|
||||
clocks = <&clks IMX6SLL_CLK_IPG>,
|
||||
<&clks IMX6SLL_CLK_SDMA>;
|
||||
clock-names = "ipg", "ahb";
|
||||
#dma-cells = <3>;
|
||||
@@ -640,27 +634,16 @@
|
||||
fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
|
||||
};
|
||||
|
||||
pxp: pxp@020f0000 {
|
||||
compatible = "fsl,imx6ull-pxp-dma", "fsl,imx7d-pxp-dma";
|
||||
reg = <0x020f0000 0x4000>;
|
||||
pxp: pxp@20f0000 {
|
||||
compatible = "fsl,imx6sll-pxp", "fsl,imx6ull-pxp";
|
||||
reg = <0x20f0000 0x4000>;
|
||||
interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_DUMMY>,
|
||||
<&clks IMX6SLL_CLK_PXP>;
|
||||
clock-names = "pxp_ipg", "pxp_axi";
|
||||
status = "disabled";
|
||||
clocks = <&clks IMX6SLL_CLK_PXP>;
|
||||
clock-names = "axi";
|
||||
};
|
||||
|
||||
epdc: epdc@020f4000 {
|
||||
compatible = "fsl,imx6sll-epdc", "fsl,imx7d-epdc";
|
||||
reg = <0x020f4000 0x4000>;
|
||||
interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_EPDC_AXI>, <&clks IMX6SLL_CLK_EPDC_PIX>;
|
||||
clock-names = "epdc_axi", "epdc_pix";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
lcdif: lcdif@020f8000 {
|
||||
lcdif: lcd-controller@20f8000 {
|
||||
compatible = "fsl,imx6sll-lcdif", "fsl,imx28-lcdif";
|
||||
reg = <0x020f8000 0x4000>;
|
||||
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -671,8 +654,8 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
dcp: dcp@020fc000 {
|
||||
compatible = "fsl,imx6sl-dcp";
|
||||
dcp: crypto@20fc000 {
|
||||
compatible = "fsl,imx28-dcp";
|
||||
reg = <0x020fc000 0x4000>;
|
||||
interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
|
||||
@@ -682,14 +665,14 @@
|
||||
};
|
||||
};
|
||||
|
||||
aips2: bus@02100000 {
|
||||
aips2: bus@2100000 {
|
||||
compatible = "fsl,aips-bus", "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
reg = <0x02100000 0x100000>;
|
||||
ranges;
|
||||
|
||||
usbotg1: usb@02184000 {
|
||||
usbotg1: usb@2184000 {
|
||||
compatible = "fsl,imx6sll-usb", "fsl,imx6ul-usb",
|
||||
"fsl,imx27-usb";
|
||||
reg = <0x02184000 0x200>;
|
||||
@@ -704,7 +687,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usbotg2: usb@02184200 {
|
||||
usbotg2: usb@2184200 {
|
||||
compatible = "fsl,imx6sll-usb", "fsl,imx6ul-usb",
|
||||
"fsl,imx27-usb";
|
||||
reg = <0x02184200 0x200>;
|
||||
@@ -718,14 +701,14 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usbmisc: usbmisc@02184800 {
|
||||
usbmisc: usbmisc@2184800 {
|
||||
#index-cells = <1>;
|
||||
compatible = "fsl,imx6sll-usbmisc", "fsl,imx6ul-usbmisc",
|
||||
"fsl,imx6q-usbmisc";
|
||||
reg = <0x02184800 0x200>;
|
||||
};
|
||||
|
||||
usdhc1: usdhc@02190000 {
|
||||
usdhc1: mmc@2190000 {
|
||||
compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
|
||||
reg = <0x02190000 0x4000>;
|
||||
interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -739,7 +722,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usdhc2: usdhc@02194000 {
|
||||
usdhc2: mmc@2194000 {
|
||||
compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
|
||||
reg = <0x02194000 0x4000>;
|
||||
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -753,7 +736,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usdhc3: usdhc@02198000 {
|
||||
usdhc3: mmc@2198000 {
|
||||
compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
|
||||
reg = <0x02198000 0x4000>;
|
||||
interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@@ -767,17 +750,17 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c1: i2c@021a0000 {
|
||||
i2c1: i2c@21a0000 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "fs,imx6sll-i2c", "fsl,imx21-i2c";
|
||||
compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
|
||||
reg = <0x021a0000 0x4000>;
|
||||
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_I2C1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c2: i2c@021a4000 {
|
||||
i2c2: i2c@21a4000 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
|
||||
@@ -787,7 +770,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c3: i2c@021a8000 {
|
||||
i2c3: i2c@21a8000 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
|
||||
@@ -797,56 +780,50 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
romcp@021ac000 {
|
||||
compatible = "fsl,imx6sll-romcp", "syscon";
|
||||
reg = <0x021ac000 0x4000>;
|
||||
};
|
||||
|
||||
mmdc: mmdc@021b0000 {
|
||||
mmdc: memory-controller@21b0000 {
|
||||
compatible = "fsl,imx6sll-mmdc", "fsl,imx6q-mmdc";
|
||||
reg = <0x021b0000 0x4000>;
|
||||
clocks = <&clks IMX6SLL_CLK_MMDC_P0_IPG>;
|
||||
};
|
||||
|
||||
rngb: rngb@021b4000 {
|
||||
compatible = "fsl,imx6sl-rng", "fsl,imx-rng", "imx-rng";
|
||||
rngb: rng@21b4000 {
|
||||
compatible = "fsl,imx6sll-rngb", "fsl,imx25-rngb";
|
||||
reg = <0x021b4000 0x4000>;
|
||||
interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clks IMX6SLL_CLK_DUMMY>;
|
||||
clocks = <&clks IMX6SLL_CLK_DUMMY>;
|
||||
};
|
||||
|
||||
ocotp: ocotp-ctrl@021bc000 {
|
||||
ocotp: efuse@21bc000 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "fsl,imx6sll-ocotp", "syscon";
|
||||
reg = <0x021bc000 0x4000>;
|
||||
clocks = <&clks IMX6SLL_CLK_OCOTP>;
|
||||
|
||||
cpu_speed_grade: speed-grade@10 {
|
||||
reg = <0x10 4>;
|
||||
};
|
||||
|
||||
tempmon_calib: calib@38 {
|
||||
reg = <0x38 4>;
|
||||
};
|
||||
|
||||
tempmon_temp_grade: temp-grade@20 {
|
||||
reg = <0x20 4>;
|
||||
};
|
||||
};
|
||||
|
||||
csu: csu@021c0000 {
|
||||
compatible = "fsl,imx6sll-csu";
|
||||
reg = <0x021c0000 0x4000>;
|
||||
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
snvs_gpr: snvs-gpr@0x021c4000 {
|
||||
compatible = "fsl, imx6sll-snvs-gpr";
|
||||
reg = <0x021c4000 0x10000>;
|
||||
};
|
||||
|
||||
iomuxc_snvs: iomuxc-snvs@021c8000 {
|
||||
compatible = "fsl,imx6sll-iomuxc-snvs";
|
||||
reg = <0x021c80000 0x10000>;
|
||||
};
|
||||
|
||||
audmux: audmux@021d8000 {
|
||||
audmux: audmux@21d8000 {
|
||||
compatible = "fsl,imx6sll-audmux", "fsl,imx31-audmux";
|
||||
reg = <0x021d8000 0x4000>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart5: serial@021f4000 {
|
||||
compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
|
||||
uart5: serial@21f4000 {
|
||||
compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart",
|
||||
"fsl,imx21-uart";
|
||||
reg = <0x021f4000 0x4000>;
|
||||
interrupts =<GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
||||
dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
|
||||
dma-names = "rx", "tx";
|
||||
clocks = <&clks IMX6SLL_CLK_UART5_IPG>,
|
||||
|
||||
@@ -1,9 +1,7 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* Copyright (C) 2016 Freescale Semiconductor, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
* Copyright 2017-2018 NXP.
|
||||
*
|
||||
*/
|
||||
|
||||
@@ -199,6 +197,14 @@
|
||||
#define IMX6SLL_CLK_EXTERN_AUDIO_PODF 171
|
||||
#define IMX6SLL_CLK_EXTERN_AUDIO 172
|
||||
|
||||
#define IMX6SLL_CLK_END 173
|
||||
#define IMX6SLL_CLK_GPIO1 173
|
||||
#define IMX6SLL_CLK_GPIO2 174
|
||||
#define IMX6SLL_CLK_GPIO3 175
|
||||
#define IMX6SLL_CLK_GPIO4 176
|
||||
#define IMX6SLL_CLK_GPIO5 177
|
||||
#define IMX6SLL_CLK_GPIO6 178
|
||||
#define IMX6SLL_CLK_MMDC_P1_IPG 179
|
||||
|
||||
#define IMX6SLL_CLK_END 180
|
||||
|
||||
#endif /* __DT_BINDINGS_CLOCK_IMX6SLL_H */
|
||||
|
||||
Reference in New Issue
Block a user