colin/u-boot
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arm: mach: imx: Remove duplicate newlines

Browse Source 
Drop all duplicate newlines. No functional change.

Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
This commit is contained in:
Marek Vasut
2024-07-13 15:19:09 +02:00
committed by Tom Rini
parent 4d1778e2e3
commit abd149a6b3
5 changed files with 0 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/mach-imx/cache.c
View File

@@ -86,7 +86,6 @@ void v7_outer_cache_enable(void)
struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
unsigned int val, cache_id;
/*
* Must disable the L2 before changing the latency parameters
* and auxiliary control register.

2
arch/arm/mach-imx/imx8/cpu.c
View File

@@ -519,7 +519,6 @@ phys_size_t get_effective_memsize(void)
board_mem_get_layout(&phys_sdram_1_start, &phys_sdram_1_size,
&phys_sdram_2_start, &phys_sdram_2_size);
end1 = (sc_faddr_t)phys_sdram_1_start + phys_sdram_1_size;
for (mr = 0; mr < 64; mr++) {
err = get_owned_memreg(mr, &start, &end);
@@ -699,7 +698,6 @@ static u64 get_block_size(sc_faddr_t addr_start, sc_faddr_t addr_end)
board_mem_get_layout(&phys_sdram_1_start, &phys_sdram_1_size,
&phys_sdram_2_start, &phys_sdram_2_size);
end1 = (sc_faddr_t)phys_sdram_1_start + phys_sdram_1_size;
end2 = (sc_faddr_t)phys_sdram_2_start + phys_sdram_2_size;

1
arch/arm/mach-imx/imx8m/clock_imx8mq.c
View File

@@ -733,7 +733,6 @@ static int frac_pll_init(u32 pll, enum frac_pll_out_val val)
return 0;
}
int clock_init(void)
{
u32 grade;

1
arch/arm/mach-imx/mx6/litesom.c
View File

@@ -83,7 +83,6 @@ int litesom_mmc_init(struct bd_info *bis)
#include <spl.h>
#include <asm/arch/mx6-ddr.h>
static struct mx6ul_iomux_grp_regs mx6_grp_ioregs = {
.grp_addds = 0x00000030,
.grp_ddrmode_ctl = 0x00020000,

2
arch/arm/mach-imx/mx7ulp/scg.c
View File

@@ -428,7 +428,6 @@ static u32 scg_nic_get_rate(enum scg_clk clk)
return rate;
}
static enum scg_clk scg_scs_array[4] = {
SCG_SOSC_CLK, SCG_SIRC_CLK, SCG_FIRC_CLK, SCG_ROSC_CLK,
};
@@ -807,7 +806,6 @@ int scg_enable_usb_pll(bool usb_control)
return 0;
}
/* A7 domain system clock source is SPLL */
#define SCG1_RCCR_SCS_NUM ((SCG_SCS_SYS_PLL) << SCG_CCR_SCS_SHIFT)