Files
u-boot/arch/arm/include/asm
Lokesh Vutla 97405d843e ARM: DRA7xx: clocks: Update PLL values
Update PLL values.
SYS_CLKSEL value for 20MHz is changed to 2. In other platforms
SYS_CLKSEL value 2 represents reserved. But in sys_clk array
ind 1 is used for 13Mhz. Since other platforms are not using
13Mhz, reusing index 1 for 20MHz.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Sricharan R <r.sricharan@ti.com>
2013-06-10 08:43:10 -04:00
..
2012-03-26 23:09:26 +02:00
2013-04-28 11:07:43 +02:00
2013-04-28 11:07:41 +02:00
2013-04-28 11:07:41 +02:00
2011-07-16 13:00:11 +02:00
2013-05-14 15:37:25 -04:00
2011-11-29 15:43:38 +01:00
2013-04-08 11:29:34 -04:00
2011-02-21 08:30:55 +01:00
2012-05-15 08:31:26 +02:00
2013-04-12 07:55:08 +02:00
2012-11-20 00:16:08 +01:00
2011-07-04 10:55:25 +02:00
2013-03-15 16:13:54 -04:00
2013-03-15 16:14:00 -04:00