Files
fdtd-coremem/crates/applications
colin 12f286c3c7 app: stacked_cores: prototype a 3-core/1-cycle inverter (51-xx)
we vary the conductivities, as with 50-xx. the hope is that with a
multi-core approach like this we might get >> 1.0x amplification in the
unloaded setup, which we can place into a loaded circuit and deal with
the ~70% loading penalty.
2022-10-27 18:31:39 -07:00
..