|
|
604f368f0d
|
SerializeRenderer: render to GenericSim, not StaticSim
|
2022-07-29 13:27:05 -07:00 |
|
|
|
95213e61be
|
real: add serialization bounds to the Real trait
|
2022-07-29 13:22:03 -07:00 |
|
|
|
95ffb73fe3
|
add a to_generic method to the AbstractSim trait
|
2022-07-29 13:11:16 -07:00 |
|
|
|
02920f9bd3
|
mat: add some missing conversion traits
|
2022-07-29 13:11:00 -07:00 |
|
|
|
56f74e6b4a
|
AbstractSim: remove the Send bound
|
2022-07-28 23:49:45 -07:00 |
|
|
|
4f2345f608
|
rename GenericSim -> AbstractSim
|
2022-07-28 23:41:42 -07:00 |
|
|
|
3104c06d95
|
fold MaterialSim into GenericSim trait
|
2022-07-28 22:31:47 -07:00 |
|
|
|
71ab89c4c9
|
de-virtualize GenericSim
this should let us fold the GenericSim and MaterialSim traits together.
|
2022-07-28 22:22:07 -07:00 |
|
|
|
2d1a15eabc
|
AbstractMeasurement: remove the DynClone requirement
|
2022-07-28 21:49:28 -07:00 |
|
|
|
3722512554
|
AbstractMeasurement: remove the serde typetag stuff
|
2022-07-28 21:46:01 -07:00 |
|
|
|
5c4b8d86f2
|
measurements: store to disk *after* evaluating them
i'm hoping to simplify a lot of serialization code with this
|
2022-07-28 21:43:48 -07:00 |
|
|
|
32d1a70d15
|
driver: remove dyn_state
|
2022-07-28 19:19:57 -07:00 |
|
|
|
6206569f4a
|
Fold SampleableSim and MaterialSim into one
|
2022-07-28 16:41:32 -07:00 |
|
|
|
a49d9cd7a4
|
sim: fold most accessors behind the meta method
|
2022-07-28 16:25:39 -07:00 |
|
|
|
0465e3d7f5
|
sim: remove impulse_e methods
|
2022-07-28 16:17:02 -07:00 |
|
|
|
afc1f874d2
|
sim: remove unused impulse_b, impulse_h methods
|
2022-07-28 15:55:50 -07:00 |
|
|
|
1898542372
|
sim: address a TODO: get_material returns a reference
|
2022-07-28 15:45:51 -07:00 |
|
|
|
45d2de29c6
|
rename 'coremem_types' -> 'coremem_cross' to better reflect its purpose
|
2022-07-28 15:40:23 -07:00 |
|
|
|
9e35b29087
|
move util/ out of coremem and into its only user: buffer_proto5
|
2022-07-28 15:30:50 -07:00 |
|
|
|
80d3765bcf
|
fix NaN in CurlStimulus code
|
2022-07-28 13:54:50 -07:00 |
|
|
|
26efc12c21
|
multi_core_inverter: abstractions to allow swapping out float impl and backend
|
2022-07-28 13:20:26 -07:00 |
|
|
|
de0f3d9654
|
spirv: document a TODO
|
2022-07-28 13:18:36 -07:00 |
|
|
|
07dfb9d852
|
spirv: add R32 support to the GPU code
|
2022-07-28 13:18:14 -07:00 |
|
|
|
15fc7b91dc
|
driver: TODO: split diagnostics into their own struct
|
2022-07-28 02:06:34 -07:00 |
|
|
|
c82aab50a2
|
driver: simplify add_state_file implementation
|
2022-07-28 02:04:49 -07:00 |
|
|
|
33cb395584
|
driver: don't let the state be public
|
2022-07-28 02:01:46 -07:00 |
|
|
|
917a3d3c9d
|
buffer_proto5: silence some warnings
|
2022-07-28 02:00:51 -07:00 |
|
|
|
fe47eb09f8
|
driver: rename new_with_state -> new
|
2022-07-28 01:59:11 -07:00 |
|
|
|
a6fb21d892
|
driver: remove SpirvDriver alias
|
2022-07-28 01:55:22 -07:00 |
|
|
|
7a6bbf06a5
|
driver: remove new_spirv method
|
2022-07-28 01:52:09 -07:00 |
|
|
|
50af5927df
|
Optional::unwrap: switch this to a debug assert
|
2022-07-28 01:51:39 -07:00 |
|
|
|
c36d70044a
|
fix benches/driver.rs
apparently `cargo build --all` doesn't include this :|
|
2022-07-27 17:26:22 -07:00 |
|
|
|
5a0766451d
|
spirv: relax some : 'static bounds
|
2022-07-27 17:11:10 -07:00 |
|
|
|
9e07189b12
|
SpirvSim: don't always require the backend during construction
|
2022-07-27 17:04:43 -07:00 |
|
|
|
920a0b3c9a
|
spirv backend: remove parameters from WgpuBackend struct
|
2022-07-27 16:50:51 -07:00 |
|
|
|
48e8f5d1b4
|
bench: explicitly specify spirv backend
|
2022-07-27 16:37:56 -07:00 |
|
|
|
d5c4e13b84
|
driver: remove legacy uses
|
2022-07-27 16:34:50 -07:00 |
|
|
|
1dd6a068ba
|
replace 'StaticSim' with the SpirvSim type, material being the Vacuum
|
2022-07-27 16:22:32 -07:00 |
|
|
|
dc38457a8b
|
don't re-export StaticSim from sim/mod.rs
this way we can clearly spot the legacy users.
|
2022-07-27 15:42:18 -07:00 |
|
|
|
93967485f0
|
spirv: remove the set_meta method on the SimBackend
backend is responsible for procuring its own resources on the first run.
|
2022-07-27 14:05:17 -07:00 |
|
|
|
932bb163c3
|
SpirvSim: explicitly pass the backend in when initialized
|
2022-07-27 13:53:32 -07:00 |
|
|
|
7698e0e5ba
|
spirv: re-order the SimBackend parameters to be more consistent
|
2022-07-27 12:47:51 -07:00 |
|
|
|
6b51fcea02
|
spirv: cpu: inline most of this step logic
|
2022-07-27 12:42:44 -07:00 |
|
|
|
d0afca7e3f
|
spirv: gpu: simplify some of this entry_point passing
|
2022-07-27 12:39:15 -07:00 |
|
|
|
b134fd2373
|
types: Optional: remove the Into/From<Option> impls
they're no longer used
|
2022-07-27 12:34:32 -07:00 |
|
|
|
568d61c598
|
spirv: remove the Optionality around entry points: compute them statically with traits
|
2022-07-27 12:32:43 -07:00 |
|
|
|
baaeeb9463
|
spirv_backend: no need to re-export glam
|
2022-07-27 12:13:01 -07:00 |
|
|
|
4bb0bc09ad
|
spirv/cpu.rs: remove unused import
|
2022-07-27 12:08:31 -07:00 |
|
|
|
c85bee20f5
|
replace some assert's with debug_assert's; slightly more optimal Optional impls
|
2022-07-27 12:07:30 -07:00 |
|
|
|
f6a585852e
|
move the dimensioned operations out of the sim adapters and into step.rs
|
2022-07-26 18:43:41 -07:00 |
|
