Files
u-boot/board
Michael Trimarchi da6547acb8 board: bsh: imx6ulz_smm_m2: Match SPL DDR settings to DCD table
When using SPL on i.mx6 we frequently notice some DDR initialization
mismatches between the SPL code and the non-SPL code.

As the non-SPL code have been tested for long time and proves to be
reliable, let's configure the DDR in the exact same way as the non-SPL
case.

The idea is simple: just use the DCD table and write directly to the DDR
registers.

Signed-off-by: Michael Trimarchi <michael@amarulasolutions.com>
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
2025-05-21 07:53:13 -03:00
..
2024-10-03 09:29:23 -06:00
2025-04-11 12:16:44 -06:00
2025-04-16 15:39:48 +02:00
2025-05-09 15:05:14 -06:00
2025-05-09 15:05:14 -06:00
2024-07-22 10:51:47 -06:00
2025-05-09 15:05:14 -06:00
2024-09-12 17:35:37 +02:00
2025-04-11 12:16:44 -06:00
2025-04-11 12:16:44 -06:00